This paper gives a design of the decimal integer division based on VHDL. The integer divider operates quickly by using FSM and shifting and circular subtraction. The precision in calculation can be presetting up. The running time is not exceed 2. 2 μs to carry out decimal 10 bits effective numbers ...